In this paper, we explored the opportunity to enhance power grid robustness after routing stage, and propose a linear programming b a s e d a l g o r i t h m t h a t m a x i m i z e s t h e improvement of power grid strengthening with given available routing resource. We further discussed some techniques to leverage tradeoffs between runtime and optimality of the s o l u t i o n s . E x p e r i m e n t a l re s u l t s s h o w substantial power integrity improvement with "zero cost".
Introduction
In modern digital circuit design, frequency is increasing constantly, power density is increasing drastically, while routing resource does not scale the same way [1] . Thus power grid design has been increasingly challenging since more routing resource need to be saved for signal routing. P o w e r i n t e g r i t y ( m a i n l y I R d r o p a n d electromigration, i.e. EM) has become extremely difficult to close [2] . In this paper, we propose a post-route power grid enhancement methodology that leverage the existing no-used routing resource to strengthen the power grid to achieve power integrity sign-off quality.
Motivation
When timing is closed for a given design, there is no need to utilize any of the open routing space anymore [3] . However, these open spaces can be used to strengthen power grid weakness for "zero cost" [4] . Figure 1 illustrates a potential example, how an open space can help improve power integrity of the design.
Fig 1. Using open space to share current
In Figure 1 , an instance is power hungry and is drawing large current that causes IR drop hotspot [5] . By utilizing the open space, we manage to share current from the two adjacent parallel power wires and resolve the hotspot issue [6] . Using this mechanism, it can also help to significantly reduce impact from variations [7] [8], especially for critical designs [9] . EM-sensitive wires can also benefits from this operations [10] . In the next Section 3, we will discuss the details of applying a linear programming (LP) based algorithm to optimize the power grid strengthening methodology; in Section 4, we will discuss a few techniques to trade-off between optimality and runtime; in Section 5, we present the experimental results; and we conclude in Section 6.
LP-Based Power Grid Enhancement
When using open space, we noticed that there will be potential conflict and competing between two different power wires. Figure 2 illustrates such an example.
Fig 2. Potential competing condition
In Figure 2 , when the horizontal center wire is added, the wires above and below will lose its resource, since the via to via spacing design-rulecheck (DRC) prevents a via to be created for those wires [11] .
Vias are critical to power grid integrity as well as reliability [12] . To optimize the number of wires and vias added to share power supply current, we formulated the problem into a binary linear programming algorithm [13] . The main constraints are coming from via spacing. Equation set (1) defines the problem formulation.
where i is the row index and j is the column index, xi, j is the potential via candidate at location (i,j), y is the total number of vias to be added. There are various numerical solvers to calculate binary linear programming results. However, runtime complexity is a concern, we will discuss technique to speed up the runtime performance in Section 4.
Trade-Off Technique
In Section 3, we discussed the binary linear programming algorithm to maximize the chances of adding current sharing wires. It should be noted that binary linear programming is a NP-hard problem, and cannot be efficiently solved within polynomial runtime [14] . Even with efficient numerical computation packages in Python or Matlab, runtime is not desirable. To overcome this issue, we propose to split the whole design into separate partitions [15] . Figure 3 illustrates how a break is introduced to split the design and decompose the problem into smaller subproblems.
Since the runtime exponentially increases with the number of potential via candidates, by artificially split the design into smaller areas, we cut down the problem sizes. The optimality loss from this technique is small, equation (2) gives the bound of the heuristic solutions using this technique.
where k is the number of break lines introduced, m is the number of rows in the design, y* is the
optimal solution, and y' is the suboptimal solution derived using our heuristic technique. 
Experiments
We [21] . Worst case current is estimated using [22] . Table 1 shows the results of applying our proposed power grid enhancement algorithm.
It can be observed that using our approach of 10 partition LP, we are able to improve the power integrity by 6.0% compared to reference and runtime by 62.6% compared to optimal LP. If we use 100 partition LP, we can achieve 2.1% worst case power integrity improvement and 87.8% runtime improvement compared to optimal LP.
Conclusions
In this paper we discuss opportunities to enhance power grid after timing closure. By leveraging the open space available, we were able to improve the power integrity significantly with "zero cost". We propose the binary linear programming algorithm to optimize the power grid enhancement result. Given the NP-hard property of binary linear programming algorithm, we proposed a decompose technique to split and reduce problem size. The split approach greatly reduces the runtime with little loss of optimality.
